

Fig. 1




Fig. 2




Fig. 5a




Fig. 6a




Fig. 6b




Fig. 6c




Fig. 7a




Fig. 7b




Fig. 7c




Fig. 7d

PD-SOI NMOS




Fig. 8

Binary menory	Multilevel memory		
«1»			
« 0 »			

Fig. 10a Fig. 10b Fig. 10c




Fig. 18